

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

specman constraint



Searching within The ACM Digital Library for: specman constraint (start a new search)
Found 28 of 267,145

Discovered Terms

▼ Refine by People Names Institutions Authors

▼ Refine by Publications Publication Year Publication Names ACM Publications All Publications Publishers

Reline by
Conferences
Spansors
Events
Proceeding Series

ADVANCED SEARCH

Advanced Search

FEEDBACK

Please provide us with feedback

Found 28 of 267.145

Search Results Results 1 - 20 of 28 Related Journals Related SIGs

Related Confere

Save results to a Binder

1 Supporting sequential assumptions in hybrid verification

Ed Cerny, Ashvin Dsouza, Kevin Harer, Pel-Hsin Ho, Tony Ma

January 2005 ASP-DAC '05: Proceedings of the 2005 Asia and South Pacifi Publisher: ACM

Full text available: Pdl (295.06 KB) Additional Information: full cliation, abstr

Bibliometrics: Downloads (6 Weeks): 2, Downloads (12 Months): 9, Download

We present a method for using a set of temporal properties (SVA, PSL, for industrial-strength hybrid verification that combines formal methods demonstrate the effectiveness ...

2 A framework for object oriented hardware specification, verification, at T. kuhn, T. Oppold, M. Winterholer, W. Rosenstiel, Marc Edwards, Yaron K. June 2001 DAC '01: Proceedings of the 38th annual Design Automation

Publisher: ACM ♦ Pequest Permissions Full text available: Pdf (222.17 KB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 4. Downloads (12 Months): 18. Downloa

We describe two things. First, we present a uniform framework for obje hardware. For this purpose the object oriented language "e" is introduce environment that

Keywords: high-level synthesis, object oriented hardware modeling, ve

- 3 Modelling hardware verification concerns specified in the e language Darren Galpin, Cormac Driver, Sjobhán Clarke
- March 2009 AOSD '09: Proceedings of the 8th ACM international conferent development

Publisher: ACM Request Permissions

Full text available: Pdt (501.84 KB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 6, Downloads (12 Months): 64, Downloa

 \boldsymbol{e} is an aspect-oriented hardware verification language that is widely usithrough the development and execution of testbenches. In recent years developed at \dots

Keywords: aspect-oriented modelling, e, hardware verification, theme,

4 Object oriented hardware synthesis and verification

T. Kuhn, T. Oppold, C. Schulz-Key, M. Winterholer, W. Rosenstiel, M. Edwa September 2001 ISSS '01: Proceedings of the 14th International symposiur Publisher: ACM

Full text available: Pdf (96.62 KB) Additional Information: full citation, about

Bibliometrics: Downloads (6 Weeks): 1, Downloads (12 Months): 11, Downloa

The synthesis of hardware from object oriented specifications is present that has been proven to be highly efficient for the verification of hardware.

Keywords: high-level synthesis, object oriented hardware modeling, ve

5 Common Reusable Verification Environment for BCA and RTL Mode Gluseppe Falconeri, Walid Naifer, Nizar Romdhane March 2005 DATE '05: Proceedings of the conference on Design, Aul

3 , Volume 3
Publisher: IEEE Computer Society

Full text available: Pdf (142.01 KB) Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 11, Downloa

This paper deals with a common verification methodology and environm aim is to save effort by avoiding the same work done twice by different for the two design views. Applying ...

6 Random stimulus generation using entropy and XOR constraints

Stephen M. Plaza, Igor L. Markov, Valeria Bertacco

March 2008 DATE '08: Proceedings of the conference on Design, automat Publisher: ACM

Full text available: Pot (1.96 MB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 3, Downloads (12 Months): 41, Downloa

Despite the growing research effort in formal verification, constraint-bar part of design validation, especially for large design components where stimulating important ...

A comparison of three verification techniques: directed testing, pseudochecking

Mike G. Bartley, Darren Galpin, Tim Blackmore

June 2002 DAC '02: Proceedings of the 39th annual Design Automation

Publisher: ACM Pequest Permissions

Full text available: Pof (212.50 KB) Additional Information: full ortation, about

Bibliometrics: Downloads (6 Weeks): 4, Downloads (12 Months): 20, Downloa

This paper describes the verification of two versions of a bridge between performed just as the Infineon Technologies Design Centre in Bristol wa Specman) and property ...

8

Design experience of a chip multiprocessor merlot and expectation to Satoshi Matsushita

October 2002 ISSS '02: Proceedings of the 15th international symposium of Publisher: ACM

Full text available: Pdf (797.44 KB) Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 3, Downloads (12 Months): 21, Downloa

We have fabricated a Chip Multiprocessor prototype code-named Merlot multithreading architecture. On Merlot, multiple threads provide wider is level parallel (ILP) processors like superscalar ...

Keywords: CMP, chip multiprocessor, deign experience, functional veri

9 Shortening the verification cycle with synthesizable abstract models. Alon Gluska, Lior Libis

July 2009 DAC '09: Proceedings of the 46th Annual Design Automation

Publisher: ACM Pequest Permissions Full text available: Pdf (119.79 KB)

the same code useful for ...

Additional Information: full citation, abstr

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 12, Downloads (12 Months): 12, Downlo Abstract modeling has been widely used, albeit independently, for both of SoC designs. In this paper we show that proper selection of modeling

Keywords: abstract modeling, logic design, verification

10 Specification-driven directed test generation for validation of pipeline Prabhat Mishra, Nikil Dutt

Transactions on Design Automation of Electronic Syster Publisher: ACM Pequest Permissions Full text available: Pdf (533.05 KB)

Bibliometrics: Downloads (6 Weeks): 12. Downloads (12 Months): 69. Downlo

Functional validation is a major bottleneck in pipelined processor design design complexity and lack of efficient techniques for directed test gene overall validation effort, ...

Keywords: Model checking, functional validation, test generation

11 Functional Coverage Driven Test Generation for Validation of Pipelin Prabhat Mishra, Nikil Dutt

March 2005 DATE '05: Proceedings of the conference on Design, Aut

2 , Volume 2 Publisher: IEEE Computer Society

Full text available: Pdf (144.35 KB) Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 29, Downloa

Functional verification of microprocessors is one of the most complex ar on-chip design process. A significant bottleneck in the validation of such coverage metric. This ...

12 Property-Specific Testbench Generation for Guided Simulation

Aarti Gupta, Albert E. Casavant, Pranav Ashar, Akira Mukaiyama, Kazutosh January 2002 ASP-DAC '02: Proceedings of the 2002 Asia and South Pacifi Publisher: IEEE Computer Society

Full text available: Publisher Site, Pdf (208.21 KB) Additional Information: full citatio

Bibliometrics: Downloads (6 Weeks): 3. Downloads (12 Months): 18. Downloa

Simulation continues to be the primary technique for functional validation simulation vectors be effective in targeting the types of bugs designers coverage metrics. The overall ...

Keywords: guided simulation, intelligent testbench generation, witness symbolic model checking, approximate model checking, iterative refiner

13 Scheduling-based test-case generation for verification of multimedia Amir Nahir, Avi Ziv, Roy Ernek, Tal Keldar, Nir Ronen

DAC '06: Proceedings of the 43rd annual Design Automation

Publisher: ACM Pequest Permissions

Full text available: Pdf (611.10 KB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks); 6. Downloads (12 Months); 20. Downloa

Multimedia SoCs are characterized by a main controller that directs the charge of a stage in the processing of a media stream. The verification to time-to-market ...

Keywords: functional verification, system on a chip, test generation

14 Coverage-oriented verification of banias

Alon Gluska June 2003

DAC '03: Proceedings of the 40th annual Design Automation

Publisher: ACM Pequest Permissions Full text available: Pdf (178.40 KB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 5, Downloads (12 Months): 17, Downloa

The growing complexity of state-of-art microprocessors dictates the use Functional coverage was widely applied in the verification of Banjas, Int. solely for the mobile computing ...

Keywords: coverage, functional coverage, logic design, logic verification

15 Verification of chip multiprocessor memory systems using a relaxed Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin Firoozshahian, Ste November 2008 MICRO '08: Proceedings of the 2008 41st IEEE/ACM Inter-Publisher: IEEE Computer Society

Full text available: Pdi (643.10 KB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 11. Downloads (12 Months): 66. Downlo

Verification of chip multiprocessor memory systems remains challenging validate protocols, simulation is still the dominant method used to valid-Having a memory scoreboard, a high-level ...

16 A mixed-signal verification kit for verification of analogue-digital circu. G. Bonfini, M. Chiavacci, R. Mariani, E. Pescari

March 2006 DATE '06: Proceedings of the conference on Design, automat Publisher: European Design and Automation Association

Full text available: Pdf (202.50 KB) Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 1, Downloads (12 Months): 8, Download

This paper presents an innovative approach for analogue and mixed-sig kit" that makes use of concepts used in state-of-art digital verification. coverage elaboration, ...

17 StressTest: an automatic approach to test generation via activity more Ilya Wagner, Valeria Bertacco, Todd Austin

DAC '05: Proceedings of the 42nd annual Design Automation June 2005 Publisher: ACM Peguest Permissions

Full text available: Pdf (896.33 KB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 9. Downloads (12 Months): 32. Downloa

The challenge of verifying a modern microprocessor design is an overwir architectures combined with heavy time-to-market pressure have forced immense verification teams in the hope ...

Keywords: architectural simulation, directed-random simulation, high-

18 Depth-driven verification of simultaneous interfaces

Ilya Wagner, Valeria Bertacco, Todd Austin

January 2006 ASP-DAC '06: Proceedings of the 2006 Asia and South Pacifi Publisher: IEEE Press

Full text available: Pdf (234.57 KB)

Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 6, Download

The verification of modern computing systems has grown to dominate t success as designs continue to be released with latent bugs. This trend integrated system-on-a-chip ...

19 New methods and coverage metrics for functional verification Vasco Jerinić, Jan Langer, Ulrich Heinkel, Dietmar Müller

March 2006 DATE '06: Proceedings of the conference on Design, automat Publisher: European Design and Automation Association

Full text available: Pdf (174.19 KB) Additional Information: full citation, absar

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 20, Downloa

An ever increasing portion of design effort is spent on functional verifica possible combinations of a design's attributes is likely to be very large r this space. State-of-the-art ...

20 FSM-based transaction-level functional coverage for interface compl Man-Yun Su, Che-Hua Shih, Juinn-Dar Huang, Jing-Yang Jou January 2006 ASP-DAC '06: Proceedings of the 2006 Asia and South Pacifi Publisher: IEEE Press Full text available: Pdf (285.81 KB) Additional Information: full citation, abstr

Bibliometrics: Downloads (6 Weeks): 7, Downloads (12 Months): 27, Downloa

Interface compliance verification plays a very important role in modern quantitative analysis of simulation completeness, adequate coverage me propose a finite state machine (FSM) ...

The ACM Portal is published by the Association for Computing Machinery. Copyright @ Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player